



NRL Memorandum Report 3502

A General Purpose Mini-Computer Based Digital Signal Processing Laboratory

THEO W. HODGE

Space Technology Branch Space Systems Division

and

ANITA P. SKELTON

Research Computation Center

May 1977





NAVAL RESEARCH LABORATORY Washington, D.C.

Approved for public release; distribution unlimited.

AD No.

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
REPORT NUMBER 2. GOVT ACCES	SION NO. 3. RECIPIENT'S CATALOG NUMBER
NRL Memorandum Report 3502	10)
TITLE (and Subtitle)	5. TYPE OF REPORT & PERIOD COVERE
	Interim report on one phase of a
A GENERAL PURPOSE MINI-COMPUTER BASED	continuing NRL problem.
DIGITAL SIGNAL PROCESSING LABORATORY	
The second secon	6. PERFORMING ORG. REPORT NUMBER
AUTHOR(a)	. CONTRACT OR GRANT NUMBER(*)
Theo W. Hodge and Anita P. Skelton	(161 F 12 151 1
theo w. Hodge and Amia r. Sketton	The same of the sa
The second secon	1774XE4315161001
PERFORMING ORGANIZATION NAME AND ADDRESS	10. PROGRAM ELEMENT, PROJECT, TASE
Naval Research Laboratory	AREA & WORK UNIT NUMBERS
Washington, D.C. 20375	NRL Problem D03-17E
Washington, D.C. 20010	62712N XF12-151-006
CONTROLLING OFFICE NAME AND ADDRESS	12. REPORT DATE
Department of the Navy	May 1977
Naval Electronic Systems Command	13. NUMBER OF PAGES
Washington, D.C. 20360	31
MONITORING AGENCY NAME & ADDRESS(II different from Controlling	
- MOULT CHILD NOTICE I HAME & HODIESSIN ALL MAN CONTROLLING	UNCLASSIFIED
	UNCLASSIFIED
	1 15a. DECLASSIFICATION/ DOWNGRADING
Approved for public release; distribution unlimited.	15. DECLASSIFICATION DOWNGRADING
Approved for public release; distribution unlimited.	•
Approved for public release; distribution unlimited. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if distribution unlimited.	•
Approved for public release; distribution unlimited. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if distribution unlimited.	riterent from Report)
Approved for public release; distribution unlimited. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, 11 distribution unlimited. SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse elde 11 necessary and identity by bloc Digital signal processing Varia	k number)
Approved for public release; distribution unlimited. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if distribution statement (of the abstract entered in Block 20, if distribution statement (of the abstract entered in Block 20, if distribution statement (of the abstract entered in Block 20, if distribution statement (of the abstract entered in Block 20, if distribution unlimited. Supplementary notes KEY WORDS (Continue on reverse side if necessary and identity by block distribution unlimited.	k number)
Approved for public release; distribution unlimited. DISTRIBUTION STATEMENT (of the ebetract entered in Block 20, 11 distribution unlimited. SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse elde 11 necessary and identity by bloc Digital signal processing Varia	k number)
Approved for public release; distribution unlimited. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, 11 displayed to the abstract en	k number)
Approved for public release; distribution unlimited. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if distribution unlimited. SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse eide if necessary and identify by block 20, if distribution unlimited. NET WORDS (Continue on reverse eide if necessary and identify by block 20, if distribution unlimited.	k number) interest from Report)
Approved for public release; distribution unlimited. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, 11 displays and identify by block Digital signal processing Analog-to-digital controller Triggerable digital delay line Computer programs Mini-computer Astract (Continue on reverse elde if necessary and identify by block Digital signal processing approach of hardware and softw capability of a digital signal processing laboratory is given	k number) intec ing number) are systems and the present performance . Block diagrams of the hardware and sol
Approved for public release; distribution unlimited. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, 11 displays and identify by block Digital signal processing Analog-to-digital controller Triggerable digital delay line Computer programs Mini-computer Anstract (Continue on reverse elde if necessary and identify by block displays and identify by block	k number) intec ing number) are systems and the present performance . Block diagrams of the hardware and sof
Approved for public release; distribution unlimited. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, 11 displays and identify by block 20, 12 displays and identify by block 20, 12 displays and identify by block 20, 12 displays and 20, 13 displays and 20, 13 displays and 20, 14 displays and 20, 12 displays and 20, 12 displays and 20, 13 displays and 20, 13 displays and 20, 20, 20, 20, 20, 20, 20, 20, 20, 20,	k number) intec ing number) are systems and the present performance . Block diagrams of the hardware and sof

· A. ...

CONTENTS

INTRODUCTION	1
HARDWARE SYSTEMS DESIGN	1
HARDWARE DESIGN	4
SOFTWARE AND PROGRAMMING CONSIDERATIONS	9
CONCLUSIONS	13



Preceding Page BLank - FILMED

A GENERAL PURPOSE MINI-COMPUTER BASED DIGITAL SIGNAL PROCESSING LABORATORY

Introduction

A digital signal processing laboratory has recently begun operation in the Electronics Section, Space Technology Branch, Space Systems Division. This report details the general design approach of hardware and software systems and the present operating capability. Block diagrams of the hardware and software systems are provided along with an example of a recent task.

Hardware Systems Design

The digital signal processing laboratory (Fig. 1, 2) is built around a Varian V-73 disk based mini-computer system. This computer is a 16-bit machine with dual asynchronous Input/Output (I/O) busses and dual ported memory. It has I/O data transfer rates of up to 2.9 million words per second. Another feature of this machine is a 512 64-bit word Writable Control Store (WCS). The Disk has a 1.7 million 16-bit word capacity, expandable to 8 million words. The present computer memory size is 16K words.


Other key elements of the laboratory are: a 5 MHz 8-bit Computer Labs A-D/D-A converter sub-system, a phase-locked oscillator/synthesizer (PLO/SYN), a Tektronix 4012 graphics terminal, a Versatec 1600A high speed-high resolution electrostatic simultaneous printer/plotter, a Texas Instruments Silent 700 terminal, and a Remex high speed paper tape reader.

The original design goal for this digital signal processing system was the spectrum analysis on a continuous real-time basis of a 1.5 MHz receiver IF-BW with a Fast Fourier Transform (FFT) filter frequency resolution of 300 to 400 Hz. The first design therefore included a hardwired array processor with a 1.5 million word throughput rate. Sponsor induced program changes after the computer portion of this system was purchased necessitated system redesign to a multi-purpose signal processing laboratory.

The present system will digitize analog data of bandwidths of up to 100 KHz. The system has three phases, acquisition, pulse analysis and plotting. In the acquisition phase the system digitizes analog data, packs the data samples into computer words, reads the data into computer memory, unpacks the data and places the data on disk memory. During the Note: Manuscript submitted April 22, 1977.



Fig. 1 — General purpose signal processing laboratory



.

pulse analysis phase the data is recalled from disk as needed and analyzed via software FFT algorithms. These transforms are displayed as power versus frequency plots on the graphics terminal and also stored in disk memory if desired. In the final phase the transforms are plotted.

Hardware Design

A. Analog-to-Digital Controller

The major in-house hardware design effort has been the design of the Analog-to-Digital controller interface circuits (Fig. 3). This interface unit contains the logic for controlling the A-D converter clock, buffering the 8-bit byte data from the A-D converter, generating a byte parity bit, and packing the 8-bit byte data sample into a 16-bit computer word plus byte parity. The interface unit then sends a request to send to the computer.

The process starts with an end of conversion or Data Ready pulse from the A-D converter. This Data Ready pulse is reshaped by Schmitt trigger and one-shot circuits and is used to drive a toggle flip-flop. The outputs of this flip-flop are Anded with the Data Ready pulse to provide a shift-in pulse to each First In-First Out Buffer (FIFO) in turn, starting with the low byte FIFO. The 8-bit data sample from the A-D converter is sent to a parity generator and to both FIFO buffer inputs. A parity bit is added to the data sample by the parity generator and the selected FIFO buffer is pulsed to gate the data sample and parity bits in. The FIFO buffers are 9-bits wide and 32 words deep. Two of these units are paralleled to form the computer word. Data gated into either FIFO buffer ripples through to the output register of the FIFO and sets the output ready line high. This output ready line is Anded with the output ready line of FIFO-2 so that as soon as a word is formed by the FIFO's a request to send is sent to the CPU. After acknowledging the request the CPU clocks the data into computer memory.

To output data to the interface, the CPU tests the state of the output Buffer ready line; if the line is true (meaning the buffer is empty) the data is clocked into the data out FIFO's. The input ready lines of these FIFO's are Anded and the output of the And gate tied to the above sense line. The data again ripples through both FIFO's and is clocked out to the D-A converted by an external clock. Data can thus be readout at any convenient rate.




Fig. 3 — A-D converter/computer interface

- representation of the second of the second

FIFO buffers used at present have a 500K-word minimum thru-put rate, so that the maximum A-D conversion rate is 1 mega-samples per second. We plan to replace these FIFO's with 1-mega-word-rate units, and thereby increase the A-D conversion rate to 2-mega-samples per second. The present design uses a Non-Direct Memory Access (DMA) controller and is limited to the Non-DMA word rate of 225K-samples per second. However, line termination problems in the breadboard proto-type interface now in use has limited the present usable A-D conversion rate to about half this value.

B. Triggerable Digital Delay-Line

The Triggerable Digital Delay-Line (TDDL) is a pulse triggered clock frequency divider with a delay range from 1 milli-second to 99.999 seconds, and with start-stop outputs to drive a time interval counter (Fig. 4). The stop output also starts the A-D converter clock. The input clock frequency can by varied from 1 MHZ (tape reference frequency at 120 IPS) to 125 KHz (tape reference frequency at 15 IPS). Lower clock frequencies (tape speeds from $7\frac{1}{2}$ IPS to 1 3/4 IPS) can be used by multiplying the TDDL dial settings by the factor of tape speed slowdown less than 15 IPS. Delay times are synchronized with tape speed variations. This is most important since it allows the digitizer to be started at the same event on tape regardless of tape speed.

TDDL Circuit Description

A trigger pulse from the 1 PPS output of a time-code reader is applied to the trigger input circuits where it is reshaped and sent to the set input of a trigger start-stop latching flip-flops. The Q output of this latch is Anded with the clock signal. The output this And gate is sent to the set input of the clock start latch whose function is to allow only the first clock pulse after triggering to be sent to the time interval start one-shot. Next, a binary counter receives the clock pulse. The counter's outputs are each sent to an And Gate. The other input of each Gate is tied to a front panel switch which allows one to select the proper counter output for a 125 KHz clock output signal. This clock signal is divided by 125 to give a 1000 pps signal. The 1000 pps signal is routed to the next divider




Fig. 4 - Triggerable delay-line (TDDL)

· .

and to one input of ar 8-input Nand Gate. Four of the other inputs are from later stages in the divider chain. The sixth input is the output of a SN7442 decimal decoder. These five inputs are normally high (at a logic one), so that the output of the Nand Gate is the 1000 pps signal, which is sent to a 7490 decade counter. The decade counter outputs are decoded and sent to a front panel switch. This switch selects the appropriate decoder output for the desired milli-second count. The switch output is sent to the above mentioned Nand Gate, inverted and sent to another Nand Gate. The second Nand Gates output is sent to the time interval stop one-shot. The stop one-shot stops the time interval counter, starts the A-D converter clock, resets the counter/divider chains, and resets the trigger start latch which stops the clock. The other circuits are identical and give selectable counts of 10 and 100 milli-seconds, and counts of 1 and 10 second steps. The entire process is repeated at the next trigger pulse. Normal Operations (acquisition)

This section describes procedures to scan, locate and digitize taped analog signals. The analog tapes used are presumably recorded at 120 ips with bandwidths of up to 2 MHz. Time codes and a reference frequency of 1 MHz are normally recorded at the same time as the date. The tape track of interest is up-converted to 10 MHz and applied to a bank of 100 analog filters. The outputs of each filter is detected and sampled, with the sampled output displayed on an oscilloscope. The times and types of spectral occurances are then recorded. The exact times of spectral occurances are found by recording the sampled output and the time code on separate channels of a Bill-Howell strip-recorder. A 100 Hz pulse train is recorded on another channel at the same time. Bandwidths and time duration of spectra observed is noted and a decision is made as to the bandwidth to be used for digitizing. Determining factors in the choice of the bandwidth to be digitized are: spectra bandwidth and time duration, initial SNR, translator bandwidth (40 KHz at present), and available computer memory.

If one assumes that the spectra of interest is centered in the translator passband, the output of the translator at the 40 KHz BW setting is a signal with a bandwidth of from 4 to 44 KHz. This signal is low-passed at 44 Khz and applied to the A-D converter. At the same time, the time code signal from the tape recorder is FM-Demodulated and sent to a time code reader. The 1 PPS output of this reader is used to trigger the TDDL.

The reference signal from the tape is filtered and sent to a phase-locked oscillator synthesizer (PLO-SYN) and to the TDDL clock input. The output of the PLO-SYN is the A-D converter clock, while outputs from the TDDL start and stop a Hewlett-Packard Time-Internal counter and trigger the gated A-D converter clock circuit.

Once the appropriate delay is decided upon, the TDDL is set, the acquisition program is loaded into the computer, and the analog tape recorder is started. The tape recorder is normally operated at a 8:1 speed reduction (15 IPS) and one has time to arm the A-D converter interface so that the next pulse from the IPPS time code reader output will trigger the TDDL which, in turn, will start the A-D converter at the proper time interval. The A-D converter interface packs the 8-bit data samples into 16-bit words, adds the byte parity bits and signals the computer to receive the data samples. After the computer memory block is filled, or the number of data samples desired taken, the computer will either stop the A-D converter clock or ignore further requests to send data from the A-D converter interface.

The tape recorder is then stopped and the graphics terminal can be observed to see if the spectra of interest was digitized. If desired the entire process can be repeated. Normally the TDDL settings would be adjusted so as to move the digitizer time window to an adjacent time slot. With repeated passes one can slide the digitizer time window through the time duration of the signal of interest.

Alternate means of data acquisition are putting the signal of interest on a video disk and using the disk sync pulse to trigger the TDDL or if the conversion rate is low enough, continuous digitizing with the computer transferring data from main memory to disc memory and to magnetic tape.

Software & Programming Considerations

The Varian V-73 mini-computer system (Fig. 5) utilizes a batch processing operating system (MØS-version K) with a Fortran compiler, a DAS assempler, a text editor, and a file system. We have expanded the operating system to include the Tektronix Plot-10 software package, and a U.S.I. mcdified version of Versatec's plotting software. 2

Installation of vendor supplied software and the subsequent generation of routines particularly suited to our signal processing application




Fig. 5 - System components

. ...

The second of the second secon

was made unduly difficult by the lack of a single vendor for the entire system. Individual software packages had to be integrated into the Varian operating system. In particular the very sophisticated Versatec plotting software had to be hand tailored for the Varian, necessitating a time consuming process of code translation, a mulitude of Fortran modifications & careful checking of test routines. Lengthy negotiations with Versatec resulted in the acquisition of a Varian compatible version of the Universal Vesatec Software prepared by Underwater Systems, Inc.

At the initial stages of the operation it was necessary to generate assembly language code to select an input gate in the buffered I/Ø Controller and sense the state of the output control pulse. A ready state resulted in the input buffer of the controller being read into memory. The debugging of this buffered driver occurred simultaneously with the check out of the hardware A-D controller interface circuits. Signal transmission into the Varian via the A-D, and back out via the D-A was monitored with an oscilloscope to test the accuracy of this dual hardware/software effort.

All of the processing was completed under the restraint of limited central memory; the operating system generally left not more than 12 k of core for programs and data. Therefore, another time consuming phase of the signal processing effort was the efficient use of the disk for storage of intermediate results. Numerous utility programs were written yielding various methods of storing and retrieving the data, and displaying results alternately on the graphics terminal or the line printer.

A recent task designed to demonstrate the capabilities of this signal processing laboratory entailed the acceptance of data from an analog tape and subsequent analysis and display. The limited amount of central memory available, and the desire to process long strings of data, necessitated a three phase operation, with the data being stored on disk in the interim.

Phase I (TEKTRAN) consists of accepting the incoming digitized signals, unpacking the data and storing the raw data on disk. If desired, the data, at this point, can be biased and displayed on the graphics terminal. During this phase the Fourier Transform of the signal is computed and also stored on disk. The option of displaying the transform on the graphics term inal is also available. (Fig. 6)




Fig. 6 - Phase I - Tektran

かいて おおおけれて にあるとの 海帯 人物に

Phase II (EIGTRAN) consists of reading sequential files from disk (each data file being followed by its transform) and creating a plot file for each data file. Storage limitations require the successive readings of small amounts of data, until the entire data set is scanned, computing a scaling factor, and then repeating the entire process using the computed scaling factor to generate a plot file for each data file (Fig. 7).

The final phase involves the execution of VPLOT (a modified Versatec routine incorporated into the MOS operating system) to convert the pen movements delineated in the plot file to the ordered raster output which is necessary for the electrostatic plotter. The plots can be generated immediately or stored for output at a later time (Fig. 8).

Conclusions

A mini-computer based digital signal processing laboratory was discussed in terms of hardware interface design. Pertinent hardware and sofware design and performance details were noted and a brief description of normal operations given. While the present signal processing capability is limited to signals of 100 KHz EW or less, the system can be easily expanded by the addition of DMI interface cards to process signals with bandwidths of up to 2 MHz.

Varian V-73 System Handbook. Varian Data Machines, Irvine, CA.

Versaplot Adaptation to VDM, Underwater System, Inc.




Fig. 7 - Phase II - Bigtran

日本はあることには、からいとなるのはないのではないのである。最のはないからいと

.

- At make the state of the stat




Fig. 8 - Phase III - Versatec Vcopy




Fig. 9 - Calibration signal and power spectrum




Fig. 10 - Radar echoes and power spectrum

Program Listings

```
PAGE
                      TEKTRAN
          *
                      REVISION I - VARYING THE RESOLUTION OF THE DATA AND THE TRANSFORM
    3
          *
    5
          *
                      PROCRAM ACCEPTS DATA FROM A-D CONVERTER -- 1024 PTS PER PASS UNPACKS THE DATA DISPLAYS THE DATA ON THE TEKTRONIX STORES THE DATA ON DISK L.U.14 COMPUTES TRANSFORM STORES TRANSFORM ON DISK L.U.14
          *
          *
          *
  10
          *
          *
  11
12
13
14
15
          *
          *
                    EXTERNAL IN.DA.DISPLA
INTEGER DATA2
COMMON DATA2(1024)
REWIND 14
WRITE(3.88)
FORMAT(54H THIS PROGRAM WILL ACCEPT DATA FROM THE A-D CONVERTER,
1/.56H COMPUTE TRANSFORM, AND STORE DATA AND TRANSFORM ON DISK/)
  16
17
18
  88
          ×
          ********EXTRACTS N POINTS (POWER OF TWO) FROM DATA SET*******
          *
          10
87
                           FORMAT(53H ENTER NUMBER OF DATA POINTS TO TRANSFORM (15 FORMAT)/
                    X)

READ(3,89)N

FORMAT(15)

IF(N.EQ.0) GO TO 1000

WRITE(3,84)

FORMAT(66H IF LINE PRINTER OUTPUT OF DATA IS DESIRED, TYPE 1, IF

X NOT, TYPE 0)

READ(3,85) LPFLAG

FORMAT(11)

WRITE(3,83)

FORMAT(54H IF TEKTRONIX OUTPUT IS DESIRED TYPE 1, IF NOT, TYPE 0

X)
                     X)
          89
          84
          85
          83
                     X)
                           READ(3,85) ITEKFL
CALL IN
CALL DA
                           IF(ITEKFL.EQ.0) GO TO 92
```

and the second second second second second

```
IFAC=1024/N
DO 100 JJ=1,1024
JK=JJ*IFAC-IFAC+1
DATA2(JJ)=DATA2(JK)
CALL DISPLA(N)
DO 20 I=1,N
DATA2(I)=DATA2(I)*8
IF(LPFLAG.EQ.0) GO TO 101
WRITE(5,90) N
FORMAT(1H1,4H N= ,15//)
WRITE(5,91) (DATA2(K),K=1,N)
FORMAT(1018)
WRITE(14) (DATA2(K),K=1,N)
ENDFILE 14
CALL FTRA(N,DATA2)
IF(LPFLAG.EQ.0) GO TO 102
WRITE(5,90) N
WRITE(5,90) N
WRITE(5,90) N
WRITE(5,91) (DATA2(K),K=1,N)
WRITE(5,90) N
WRITE(5,90) N
WRITE(5,90) N
WRITE(5,90) N
WRITE(5,91) (DATA2(K),K=1,N)
ENDFILE 14
CALL SCAN(DATA2,DATA2,-N,550)
CALL MODE(-8,XMIN,DX,XORG)
CALL MODE(-9,YMIN,DY,YORG)
CALL MODE(-9,YMIN,DY,YORG)
WRITE(3,78) XMIN,YNIN,DY,YORG
FORMAT(2F30.4,/,2F30.4)
IDY=DY
IF(1DY,EQ.0) GO TO 10
JMIN=YNIN
MAX=10*IDY+JMIN
IDY=(MAX-JMIN)/790
DO 30 I=1,N
DATA2(I)=(DATA2(I)-JMIN)/IDY
IF(LPFLAG,EQ.0) GO TO 103
WRITE(5,90) N
WRITE(5,91) (DATA2(K),K=1,N)
DO 31 I=1,N
DATA2(I)=DATA2(I)-390
IF(ITEKFL,EQ.0) GO TO 10
CALL DISPLA(N)
GO TO 10
STOP
END
PAGE
                                                                                                   2
                                                              92
            44
                                                                  100
            44445555555555556666666666777777777778888
                                                              20
                                                              90
                                                                91
101
                                                                  102
                                                              78
                                                                30
                                                                  103
                                                                31
                                                                  1000
            83
84
```

· · ·

the many continue will up the property to the a

.....

```
1 * 2 * 4 * 5 * 4 * 5 * 6 * 7 * 8 * 9 * 10 11 12 13 14 DATA2 15 IN 16
                                                     SUBROUTINES IN, DA, DISPLA
                                                     REVISION I - VARIABLE GRAPHIC OUTPUT
                                                               'IN' ACCEPTS DATA
'DA' UNPACKS DATA
'DISPLA' YIELDS GRAPHIC OUTPUT ON TEKTRONIX
                                                       EXT
NAME
NAME
NAME
COMN
ENTR
EXC
LDXI
                                                                       TPLO, CHOU, $SE
                                                                      DA
IN
DISPLA
1024
             000000 C
000000
000001
000002
              100060
                                                                       0060
             006030
                                                                       -512
             177000
101060
000003
000004
                                   18 LOOP
                                                       SEN
                                                                       0060,*+5
000005 000011
000006 005000
000007 001000
                                   \begin{array}{c} 19 \\ 20 \end{array}
                                                       NOP
JMP
                                                                       *-3
000010 000004
000011 102060
000012 000302
000013 006027
                                   21
                                                       IME
                                                                       060, TEMP
                                   22
                                                       LDBE
                                                                       TEMP
STBE
                                    23
                                                                       DATA+512,1
000013 000003
000016 001304
000017 005144
000020 001046
000021 000004
000022 001000
                                   \frac{24}{25}
                                                       IXR
JXNZ
                                                                       LOOP
                                    26
                                                       RETU*
                                                                       IN
000022 001000
000023 100000
000024 000000
000025 006030
000026 177000
000027 006020
                                   27 DA
28
                                                       ENTR
LDXI
                                                                       -512
                                    29
                                                       LDBI
                                                                       -1024
000027 006020
000030 176000
000031 007401
000032 006015
000033 001304
                                                        SOF
                                    31 BACK
                                                       LDAE
                                                                       DATA+512, 1
000034 001001
                                   32
                                                       JOF
                                                                       RIGHT
```

```
PAGE
               2
000035 000051 R
000036 006157 A
000037 001304 R
                                 33 LEFT
                                                   ANAE
                                                                  MASKL
000040 004350 A
000041 006056 A
000042 002000 C
000043 005122 A
                                                   LSRA
STAE
                                 34
35
                                                                  010
DATA2+1024,2
                                 36
37
38
                                                    IBR
000043 003122 A
000044 005144 Λ
000045 001046 A
000046 000031 R
000047 001000 Λ
000050 000060 R
                                                    IXR
                                                    JXNZ
                                                                  DA+5
                                 39
                                                    JMP
                                                                  OUTPUT
000051 006157 A
000052 001305 R
000053 006056 A
                                 40 RIGHT
                                                   ANAE
                                                                  MASKR
                                  41
                                                    STAE
                                                                   DATA2+1024,2
000054 002000
000055 005122
                                  42
43
                                                    IBR
000056 001000 A
000057 000032 R
000060 006030 A
                                                    JMP
                                                                   BACK
                                  44 OUTPUT LDXI
                                                                   ~1024
 000061 176000 A
                                  45 * DATA HAS BEEN UNPACKED THIS SECTION MASKS OUT SIGN
                                           BIT ANDSHIFTS IT.
                                      * SETS UP IX AND 1Y ADDS BIAS TO 1Y THEN CALLS TPLO. LDAE $\operatorname{DATA2}$+1024,1$
                                 46
47
000062 006015 A
000063 002000 C
000064 006150 A
                                 48
                                                    ANAI
                                                                  MASKS
000065 000200
000065 000200 A
000066 004250 A
000067 001010 A
000070 000077 R
000071 006015 A
000072 002000 C
000073 006110 A
000075 006055 A
000076 002000 C
000077 005144 A
                                                    LRLA
                                                                  8
*+8
                                                                                      MOVE SIGN BIT INTO PLACE
                                  49
                                 50
                                                    JAZ
                                                   LDAE
                                                                  DATA2+1024, 1
                                 51
                                 52
                                                   ORAI
                                                                  0177400
                                                   STAE
                                                                  DATA2+1024, 1
                                 53
                                 \begin{array}{c} 54 \\ 55 \end{array}
                                                    IXR
000100 001046
                                                    JXNZ
                                                                  OUTPUT+2
000101 000062 R
                                                    RETU*
                                 56
000102 001000
                                                                  DA
000103 100024 R
000104 000000 A
000105 002000 A
                                 57 DISPLA ENTR
58 CALL
                                                                  SSE
```

. ...

the martin of the way of the party of the se

```
PAGE
                         3
 000106 000000 E
000107 000001 A
                                                                                      DATA
BSS
LDAI
                     000001 A
                                                        59
                                                        60 NP
 000110
000110
000111 006010 A
000112 002000 A
000113 147000 I
000114 054166 A
000115 006030 A
                                                                                                               1024
                                                        61
                                                       \frac{62}{63}
                                                                                                               (NP)*
                                                                                      SUB
                                                                                      STA
LDXI
                                                                                                               TEMP2
                                                                                                               -1024
000116 176000 A
000117 006020 A
000120 000000 A
                                                        65 LOOP2
                                                                                     LDBI
                                                                                                               0
                                                                             CLEAR SCREEN, SET ITYPE=0
LDAI 27
                                                        66
67
000121 006010
000122 000033
000123 054156
000124 002000
000125 000000
000126 003002
000127 006010
000130 000014
000131 054150
000132 002000
000133 000125
000134 000302
000135 006010
000136 000004
                                                                                      STA
CALL
                                                                                                               TEMP
CHOU, TEMP
                                                        68
                                                        69
                                                                                                               12
                                                                                      LDAI
                                                        70
                                                                                      STA
CALL
                                                                                                               TEMP
CHOU, TEMP
000135 006010 A
000136 000004 A
000137 054142 A
000140 002000 A
000141 000251 R
000142 000302 R
000143 005001 A
000144 006057 A
000145 001306 R
000146 005041 A
000147 124133 A
000150 001002 A
000151 000215 R
000153 002000 C
000153 002000 A
                                                        73
                                                                                      LDAI
                                                                                                               TEMP
DELAY, TEMP
                                                                                      STA
CALL
                                                        76
77
                                                                                      TZA
STAE
                                                                                                                ITYPE
                                                        78
79
80
                                                                                      TXA
ADD
JAP
                                                                                                               TEMP2
                                                        81 LOOP1
                                                                                      LDAE
                                                                                                               DATA2+1024, 1
000154 006120 A
000155 000606 A
000156 006057 A
000157 001312 R
                                                        82
                                                                                       ADDI
                                                                                                               BIAS
                                                                                                                ΙY
                                                        83
                                                                                      STAE
```

という いいれていません 金田 一番のいち

PAGE 4			
000160 006067 A	84	STBE	IX
000161 001311 R			
000162 005021 A	85	TBA	
000163 006140 A	86	SUBI	1023
000164 001777 A			
000165 001002 A	87	JAP	COPY
000166 000217 R			
000167 002000 A	88 PLOT	CALL	TPLO. ITYPE, IX, IY
000170 000000 E			
000171 001306 R			
000172 001311 R			
000173 001312 R	00	****	
000174 005144 A	89	IXR	
000175 005041 A 000176 124104 A	90	TXA ADD	TEMP2
	91 92	JAP	COPY
000177 001002 A - 000200 000217 R	92	JAF	COFT
000201 005021 A	93	TBA	
000202 006120 A	94	ADDI	1
000203 000001 A	, ,	ADDI	
000204 005012 A	95	TAB	
000205 005001 A	96	TZA	
000206 005111 A	97	IAR	
000207 006057 A	98	STAE	ITYPE
000210 001306 R			
000211 001046 A	99	JXNZ	LOOP 1
000212 000152 R			
000213 001000 A	100	JMP	COPY
000214 000217 R	10: 5	DETTIN	D 1-201 A
000215 001000 A 000216 100104 R	101 R	RETU*	DISPLA
000217 006010 A	102 COPY	LDAI	105
000220 000151 A	102 COLL	LDAI	100
000221 054060 A	103	STA	TEMP
000222 002000 A	104	CALL	DELAY, TEMP
000223 000251 R		G.ILL	DISCITITION
000224 000302 R			
000225 006010 A	105	LDAI	27
000226 000033 A			
000227 054052 A	106	STA	TEMP
000230 002000 A	107	CALL	CHOU, TEMP
000231 000133 E			
000232 000302 R			

PAGE	5					
000233	006010	A	108		LDAI	23
000234	000027	A	100		LUMI	-0
000235	054044	A	109		STA	TEMP
000236	002000	A	110		CALL	CHOU, TEMP
000236	000231	E	110		CALL	Choo, IEIP
	000231					
000240		R				
000241	006010	A	111		LDAI	105
000242	000151	A			2004	mnim
000243	054036	A	112		STA	TEMP
000244	002000	A	113		CALL	DELAY, TEMP
000245	000251	R				
000246	009302	R				
000247	001000	A	114		JMP	LOOP2
000230	000117	R				
$000251 \\ 000252$	000000		115	DELAY	ENTR	
000252	002000	A	116		CALL	SSE, 1
000253	000106	E				
000254	000001	A				
000255			117	TIME	BSS	1
000256	077000	I	118		STX	SAVX
000257	067000		119		STB	SAVB
000260	006037	À	120		LDXE	(TIME)*
000261	100255		1-0		Lotus	(11111)
	006010		121		LDAI	077777
000263		A			LUAI	0
000264			122		DAR	
000265			123		NOP	
000266			124		JAZ	COUNT
	000272	R	12-7		JAL	COOMI
	001000	A	125		JMP	*-4
	000264	R	120		JIII	*-4
$000271 \\ 000272$	000204		106	COUNT	nym	
000272	005344		126	COONT	DXR	*-9
000273	001046	A	127		JXNZ	*-9
000274	000262					A
000275			128		LDX	SAVX
	027000		129		LDB	SAVB
000277	001000		130		RETU*	DELAY
000300	100251	R				
000301	600777		131	Χ	HLT	0777
	000606			BIAS	EQU	390
	000200	A	133	MASKS	EQU	128
	000177	A	134	MASKD	EQU	127
000302			135	TEMP	BSS	1

```
PAGE
                              6
                                                            136 TEMP2
137 DATA
138 MASYL
139 MASKR
140 ITYPE
141 SAVX
142 SAVB
143 IX
144 IY
                                                                                                 BSS
BSS
DATA
DATA
BSS
BSS
BSS
BSS
BSS
BSS
END
    000303
                                                                                                                            512
0177400
0377
    000304
                          177400 A
000377 A
    001304
    001305
    001306
    001307
   001310 \\ 001311
    001312
ENTRY NAMES
000024 R DA
EXTERNAL NAMES
000253 E SSE
SYMBOLS
                                                         000104 R DISPLA 000000 R IN
                                                          000237 E CHOU
                                                                                                               000170 E TPLO
   SYMBOLS
000253 E $SE
000217 R COPY
000000 C DATA2
001306 R ITYPE
001304 R MASKL
000060 R OUTPUT
001310 R SAVB
000255 R TIME
0 ERRORS ASSEM
                                                       000032 R BACK
000272 R COUNT
000251 R DELAY
001311 R IX
000152 R LOOP1
001305 R MASKR
000167 R PLOT
001307 R SAVX
000170 E TPLO
                                                                                                              000606 A BIAS
000024 R DA
000104 R DISPLA
001312 R IY
000117 R L00P2
000260 A MASKS
000215 R R
000302 R TEMP
000301 R X
                                                                                                                                                                   000237 E CHOU
000304 R DATA
000000 R IN
000036 R LEFT
000177 A MASKD
000110 R NP
000051 R RIGHT
                                                                                                                                                                     000303 R TEMP2
          O ERRORS ASSEMBLY COMPLETE
```

さいことをうるからます 山野田田田

A. W.

.

```
PAGE
                1
                      BIGTRAN
   \bar{3}
         READ FROM DISK
AND PLOT FROM A FILE - USING SECHENTS
FILES ARE OF VARYING LENGTHS, WITH THE FIRST FILE CONTAINING
A FUNCTION OR DATA, AND THE FILE INDIEDIATELY FOLLOWING CONTAINING
ITS FOURIER TRANSFORM
    5
  10
  11
12
13
                      VARIABLE LENGTH PLOTS
  14
15
                      REVISION I:
                                                   FREQUENCY SCALE
          INTEGER BUF
DIMENSION BUF(60), X(60), IALF1(8), IALF3(7), IALF4(5)
DATA SAME/9999./, IALF2/2HY /, IALF0/2HX /
DATA (IALF1(1), I=1,8)/2HFR, 2HEQ, 2HUE, 2HNC, 2HY, 2H(K, 2HHZ, 2H)
DATA (IALF3(1), I=1,7)/2HOR, 2HIG, 2HIN, 2HAL, 2H, D, 2HAT, 2HA
DATA (IALF4(1), I=1,5)/2HTR, 2HAN, 2HSF, 2HOR, 2HM /
                          TPLOT= 1
REWIND 14
WRITE(3,88)
FORMAT(55H PROGRAM PLOTS FUNCTION AND TRANSFORM STORED ON L.U. 1
          88
                          WRITE(3,86)
FORMAT(51H TYPE PTS. IN FILE, SAMPLING FREQUENCY (15,F10.0))
READ(3,89)N, SAMFR
FORMAT(15,F10.0)
IF N=0, NO MORE PLOTS ARE DESIRED
IF(N.EQ.0) GO TO 700
          300
          86
          89
                    IF(N.EQ.O) GO TO 700
WRITE(3,84)
FORMAT(65H IF LINE PRINTER OUTPUT OF DATA IS DESIRED TYPE 1, IF
XNOT. TYPE 0)
READ(3,85) LPFLAG
FORMAT(11)
WHEN THE DATA AND TRANSFORM ARE STORED ON DISK THE SYSTEM
CREATES 60 WORD RECORDS - THE FOLLOWING CODING DETERMINES
THE NUMBER OF RECORDS (NREC) CREATED
          84
          85
  40
          *
          *
```

·

.

```
PAGE
                         :3
                 199
                                           CONTINUE
                                           CONTINUE

IF (IFLAG) 198,197,198

CALL MODE (7, FLEN, SAME, SAME)

CALL SCAN(X, BUF, KN,050)

THIS CALL SEQUENTIALLY SCANS BLOCKS OF DATA --

AFTER LOOKING AT LAST BLOCK, SCALING FACTORS ARE DETERMINED.
                 197
   88
   89
90
91
92
                *
                                          AFTER LOOKING AT LAST BLOCK, SCALING FACTORS ARE I
CO TO 200
CALL MODE(8,0., DELTAX, SAME)
IF(1.EQ.NRCC) GO TO 196
IF(1.EQ.1) GO TO 195
CALL DRAW(X, BUF, 60,059)
GO TO 200
IN ORDER TO ELIMINATE A GAP BETWEEN PLOT SEGMENTS
SUBSEQUENT CALLS TO DRAW ARE WITH THE PEN DOWN
CALL DRAW(X, BUF, 60,051)
THIS CALL SEQUENTIALLY PLOTS BLOCKS OF DATA
GO TO 200
                *
                 198
    93
   94
95
   96
97
    98
    99
                 195
 100
                                            GO TO 200
CALL DRAW(X, BUF, MM, 059)
CONTINUE
 \frac{101}{102}
                 196
 103
                 200
                                          REWIND 14
CONTINUE
1F(JK.EQ.1) CALL AXES(2.1.IALF0,2.4.IALF2)
1F(JK.EQ.2) CALL AXES(16.3.IALF1,2.1.IALF2)
CALL MODE(6,4.SAME.SAME)
CALL MODE(4,.2,.15.SAME)
1F(JK.EQ.2) CO TO 502
CALL NOTE(1.75,8.0.IALF3,14)
CO TO 503
CALL NOTE(2.1.8.0.IALF4,10)
CALL DRAW(0.0..1.9000)
THIS CALL ENDS A PARTICULAR PLOT
WRITE(3,87) IPLOT
FORMAT(10H PLOT NO. , 15.9H COMPLETE)
1PLOT= 1PLOT+1
REWIND 14
                                            REWIND 14
 104
  105
                 500
106
107
 108
 109
  110
 i i 3
                502
                503
116
117
118
119
120
121
122
123
124
125
                87
                                            REWIND 14
GO TO 360
CONTINUE
                 600
                 700
                                            CALL DRAW(0,0,0,999)
THIS CALL INDICATES THAT ALL PLOTTING IS COMPLETED!
                 265
                                            STOP
                                             END
 ENTRY/COMMON BLOCK NAMES
```

.